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便于仪器小型化、数字化。其主体由时钟模块、AD6620 子系统、DSP（Digital Signal 

























































MRI (Magnetic Resonance Imaging) instrument, which is based on magnetic 
resonance imaging theorems and technologies, is significant at tissue lossless imaging 
field. After four main development phases, it is now widely used in scientific research 
and medical treatment, beneficial to country’s bloom and people’s livehood. Although 
China is the most important market of MRI instrument, the referenced R&D ability in 
China still lags behind advanced international level. For the sake of changing this 
circumstance, China steps up efforts to it.  
The four-channel digital receiver, which this dissertation pays attention to, is a 
key component of the “0.5T MRI system for joints”. It is constructed with the SDR   
(Software Defined Radio) framework, conveninent for miniaturization and 
digitalization. The main body consists of a clock module, an AD6620 subsystem, a 
DSP (Digital Signal Processor) subsystem and a FPGA (Field-Programmable Gate 
Array) subsystem. These subsystems above are connected with each other by several 
serial ports. Some digital signal processing techniques, such as pass-band sampling, 
digital quadrature detection and CIC (Cascaded Integrator-Comb) filter, are adopted. 
The clock module is built of a clock-programmable chip and two clock fanout 
buffers and the related Printed Circuit Board (PCB) is designed to conform to 
Electromagnetic Compatibility (EMC). It is drove by a unique oscillator, outputting 
multi-path single and differential clocks with the same phase but different levels. 
The AD6620 subsystem, which is majorly used to detect the Free Induction 
Decay (FID) signals by digital quadrature detection and then to decimate the obtained 
digital base-pand signals, is made up of four channels. The main work is to decide 
registers values and code configuration software, making this subsystem run in single 
channel real and serial output modes and then generateing low rate in-phase and 
quadrature digital signals. 
The DSP subsystem is mainly utilized as a second decimator to further decrease 
the rate of signals from AD6620. A comprehensive design needs the following steps: 
simulating CIC filters and compensation filters with MATLAB, coding referenced 
DSP programs and validating the result of the frequency-response characteristic. This 
subsystem recepts and processes data from diversity AD6620s by Time Division 















Benefiting from the harmonic working of hardware logics and the SOPC (System 
on a Programmable Chip), the FPGA subsystem is employed to control the whole 
system, configure chips, receive data from DSP and so on. A multi-channel selector is 
used to separate data from different channels and store them into corresponding 






















目  录 
中 文 摘 要  ............................................................................................ I 
ABSTRACT  .......................................................................................... III 
第一章 绪论 .................................................................................... 1 
1.1 课题背景 ........................................................................................... 1 
1.2 磁共振成像基本原理 ....................................................................... 2 
1.3 磁共振成像系统结构 ....................................................................... 3 
1.4 论文结构 ........................................................................................... 5 
第二章 数字接收系统原理及方案设计 ........................................ 7 
2.1 数字接收机理论基础 ....................................................................... 7 
2.1.1 带通信号采样定理 ..................................................................... 7 
2.1.2 正交检波原理 ............................................................................. 8 
2.1.3 多速率信号处理和 CIC 滤波器原理 ...................................... 10 
2.2 数字接收机方案设计 ..................................................................... 14 
2.2.1 数字直接下变频接收方案 ....................................................... 14 
2.2.2 四通道数字接收系统整体设计 ............................................... 14 
第三章 时钟模块的设计 .............................................................. 17 
3.1 时钟模块的方案设计 ..................................................................... 17 
3.1.1 时钟模块的需求分析 ............................................................... 17 
3.1.2 时钟模块的芯片选型 ............................................................... 18 
3.2 时钟模块的硬件设计 ..................................................................... 22 
3.2.1 时钟模块的原理图设计 ........................................................... 22 
3.2.2 时钟模块的 PCB 设计 ............................................................. 25 
3.3 5V9885 的参数配置 ........................................................................... 28 














4.1 AD6620 子系统的软件设计 .............................................................. 33 
4.1.1 AD6620 的工作原理 ................................................................. 33 
4.1.2 AD6620 的寄存器配置过程 ..................................................... 36 
4.1.3 AD6620 的寄存器参数设计 ..................................................... 40 
4.1.4 AD6620 的配置程序设计 ......................................................... 41 
4.2 DSP 子系统的软件设计 .................................................................... 46 
4.2.1 DSP 的芯片选型 ........................................................................ 46 
4.2.2 多速率数字信号处理的 MATLAB 设计 ................................. 48 
4.2.3 多速率数字信号处理的 DSP 软件设计 .................................. 50 
4.3 FPGA 子系统的软件设计 ................................................................. 55 
4.3.1 FPGA 的芯片选型 ..................................................................... 55 
4.3.2 SOPC 的介绍及使用 ................................................................. 56 
4.3.3 SOPC 控制功能的实现 ............................................................. 57 
4.3.4 FPGA 子系统的硬件设计 ......................................................... 58 
4.4 子系统间通讯的实现 ..................................................................... 60 
4.4.1 AD6620 子系统与 DSP 子系统间通讯的实现 ........................ 60 
4.4.2 DSP 子系统与 FPGA 子系统间通讯的实现 ........................... 68 
4.5 接收系统整体测试 ......................................................................... 79 
第五章 总结和展望 ...................................................................... 81 
5.1 总结 ................................................................................................. 81 
5.2 展望 ................................................................................................. 82 
[参考文献] ........................................................................................ 85 





















Chinese Abstract ....................................................................................... I 
English Abstract ..................................................................................... III 
Chapter 1 Preface ...................................................................................... 1 
1.1 Research background .................................................................................... 1 
1.2 Basic principle of MRI................................................................................... 2 
1.3 Structure of MRI instrument ........................................................................ 3 
1.4 Structure of the thesis .................................................................................... 5 
Chapter 2 Digital receiver and scheme design ....................................... 7 
2.1 Basic principle of digital receiver ................................................................. 7 
2.1.1 Band-pass sampling theorem ................................................................ 7 
2.1.2 Principle of quadrature detection .......................................................... 8 
2.1.3 Principles of Multi-rate signal processing and CIC filter ................... 10 
2.2 Scheme design of digital receiver ................................................................ 14 
2.2.1 Scheme of digital direct down converter ............................................ 14 
2.2.2 Integration design of 4-channel digital receiver ................................. 14 
Chapter 3 Clock module design ............................................................. 17 
3.1 Scheme design of clock module ................................................................... 17 
3.1.1 Requirement analysis of clock module ............................................... 17 
3.1.2 Chip selection of clock module ........................................................... 18 
3.2 Hardware design of clock module .............................................................. 21 
3.2.1 Schematic design of clock module ..................................................... 22 
3.2.2 PCB design of clock module............................................................... 25 
3.3 Configuration of 5V9885’s parameters ...................................................... 28 
Chapter 4 Design of digital receiver Subsystems ................................. 33 
4.1 Software design of AD6620 subsystem ....................................................... 33 














4.1.2 Configuration of AD6620’s registers .................................................. 36 
4.1.3 Parameters design of AD6620 ............................................................ 40 
4.1.4 Configuration software design of AD6620 ......................................... 41 
4.2 Software design of DSP subsystem ............................................................. 46 
4.2.1 Chip selection of DSP ......................................................................... 46 
4.2.2 MATLAB design of multi-rate digital processing .............................. 48 
4.2.3 DSP software design of multi-rate digital processing ......................... 50 
4.3 Software design of FPGA subsystem .......................................................... 55 
4.3.1 Chip selection of FPGA ...................................................................... 55 
4.3.2 SOPC introduction and application .................................................... 56 
4.3.3 Realization of SOPC’s control function .............................................. 57 
4.3.4 Hardware design of FPGA subsystem ................................................ 58 
4.4 Realization of communications between subsystems ................................ 60 
4.4.1 Communication between AD6620 and DSP ....................................... 60 
4.4.2 Communication between DSP and FPGA .......................................... 68 
4.5 Integration testing of digital receiver ......................................................... 79 
Chapter 5 Summary and prospect ........................................................ 81 
5.1 Summary ....................................................................................................... 81 
5.2 Prospect ......................................................................................................... 82 
References ................................................................................................ 85 
Scientific achievement in master period ............................................... 89 






















20 世纪 70 年代，Paul C. Lauterbur 和 Peter Mansfield 发明并改进了在静态磁











































一个静磁场 0B 时，其围绕 0B 旋转进动，其频率为： 
 0 0B    (1.1) 
其中，其中 为原子核的旋磁比，
0 被称为拉莫频率或进动角频率。当原子




（Relaxation）现象，分为纵向驰豫和横向驰豫，分别用 1T 和 2T 两个常数表征
[12]。 
由于不同物质的 1T 和 2T 存在差异，并且表现 FID 信号包络上，因此通过分
析 FID 包络便能分析出物质组分和结构。MRI 便是建立在核磁共振原理上的一
套理论和技术。 
H1 核常被作为首选检测的 MRI 信号源[13]。MRI 成像主要是根据被检测物体
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